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SiC Electronics Benefits to NASA Missions
This	  report	  discusses	  NASA	  GRC’s	  internal	  research	  eﬀort	  focus	  on	  durable	  integrated	  circuits	  
at	  500	  °C	  for	  >	  3000	  hrs.	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Past  work  with  single  layer  of  
interconnect
•  DiﬀerenFal	  ampliﬁer	  made	  in	  
6H-­‐SiC	  operated	  6519	  hours	  
at	  500	  °C	  in	  air	  ambient.	  
•  Complexity	  limited.	  	  Only	  2	  
transistors	  and	  3	  resistors.	  
•  JFET	  approach	  good	  for	  
minimizing	  gate	  leakage	  and	  
durability	  at	  500	  °C.	  
30µm 
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Process  with  two  levels  of  metal  
interconnect
•  Gate	  NA	  >	  2	  x	  1020	  cm-­‐3
	  at	  0.17µm	  thick	  
•  n-­‐channel	  1	  x	  1017	  cm-­‐3	  
	  at	  ~0.5	  µm	  thick	  
•  Lower	  p	  material	   	  
	  <	  3	  x	  1015	  cm-­‐3	  
	  at	  ~6-­‐8	  µm	  thick.	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Process  with  two  levels  of  metal  
interconnect
•  Ti/Ni	  etch	  mask	  for	  
gate.	  
•  Self	  align	  nitrogen	  
implant	  of	  dose	  7.0	  x	  
1012cm-­‐2	  at	  70	  KeV.	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Process  with  two  levels  of  metal  
interconnect
•  Ti/Ni	  mask	  use	  to	  deﬁne	  
resistors	  and	  channels.	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Process  with  two  levels  of  metal  
interconnect
•  Si	  mask	  was	  used	  for	  
box	  implant	  of	  1.6	  x	  
1015	  cm-­‐2	  while	  heated	  
to	  873	  K.	  
•  Capped	  and	  annealed	  at	  
1633	  K	  for	  4	  hours	  in	  N2.	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Process  with  two  levels  of  metal  
interconnect
•  Thermal	  and	  deposited	  
oxide.	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Process  with  two  levels  of  metal  
interconnect
•  Dry	  and	  wet	  etch	  of	  	  	  	  	  	  	  	  	  	  	  	  
	  via	  1.	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Process  with  two  levels  of  metal  
interconnect
•  Bake	  out	  and	  spuger	  
deposiFon	  of	  metal	  1.	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Process  with  two  levels  of  metal  
interconnect
•  Dry	  etch	  of	  metal	  1.	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Process  with  two  levels  of  metal  
interconnect
•  Deposited	  oxide	  2.	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Process  with  two  levels  of  metal  
interconnect
•  Dry	  etch	  of	  via	  2.	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Process  with  two  levels  of  metal  
interconnect
•  Bake	  out	  and	  spuger	  
deposit	  of	  metal	  2.	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Process  with  two  levels  of  metal  
interconnect
•  Dry	  etch	  metal	  2.	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Process  with  two  levels  of  metal  
interconnect
•  Deposit	  oxide	  3.	  
•  Dry	  and	  wet	  etch	  of	  	  	  	  	  
via	  3	  (not	  shown	  and	  
only	  used	  for	  bond	  
pads).	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Process  with  two  levels  of  metal  
interconnect
•  Bake	  out	  and	  deposit	  of	  
metal	  3	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Process  with  two  levels  of  metal  
interconnect
•  Dry	  etch	  of	  metal	  3.	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Two  levels  of  metal  interconnect
Processing	  enhancements	  for	  conformal	  processing	  on	  topology.	  
•  Proximity	  spugering	  of	  TaSi2	  (21mm	  target	  to	  substrate	  spacing).	  
•  LPCVD	  tetraethyl	  orthosilicate	  (TEOS)	  deposited	  993	  K.	  
•  Design	  rules	  for	  thick	  dielectrics	  and	  metal	  traces.	  
Enables	  crisscrossing	  traces	  and	  on	  chip	  capacitors.	  	  	  	  	  Now	  4H	  not	  6H	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Sapphire
•  50	  mm	  sapphire	  
wafer	  was	  used	  
as	  a	  “package”	  
for	  tesFng.	  






was	  lead	  oxide	  
based	  with	  1	  
µm	  diameter	  Pt	  
parFcles.	  
Processing	  and	  Prolonged	  500	  °C	  TesFng	  of	  4H-­‐SiC	  JFET	  
Integrated	  Circuits	  with	  Two	  Levels	  of	  Metal	  Interconnect	   21 
We  did  not  use  the  new  32  pin  
package.    Was  not  ﬁnished  yet.
•  A	  new	  32	  pin	  
package	  and	  circuit	  
board	  was	  
developed	  by	  Dr.	  
Liangyu	  Chen	  for	  
tesFng.	  
•  13	  devices	  were	  
tested	  at	  737	  K	  for	  
duraFon	  and	  
reported	  at	  ICSCRM	  
2015	  last	  week.	  	  
Ring	  oscillator	  last	  
3000	  hours	  at	  737K	  
(500	  °C).	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Oven  test
•  Thermocouple	  
(TC)	  was	  directly	  
above	  die	  in	  
addiFon	  to	  the	  
oven’s	  internal	  
TC.	  
•  Chip	  pads	  were	  
Au	  ball	  bonded	  
with	  25	  µm	  
wires.	  
•  250	  µm	  Au	  wire	  
in	  glass	  ﬁber	  
insulaFon	  
connected	  the	  
sapphire	  to	  a	  
terminal	  strip.	  
Note:	  Ring	  oscillator	  has	  to	  drive	  long	  wires	  to	  
terminal	  strip	  which	  is	  not	  opFmal	  for	  high	  
frequency	  or	  low	  noise	  measurements.	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Test  thermal  proﬁle
loss	  of	  backside	  contact	  
9K/m	  
3K/m	  
21h	  “burn	  in”	  
•  The	  wafer	  was	  at	  1000	  K	  for	  ~	  10	  hours	  during	  processing.	  
•  250	  µm	  Au	  wire	  was	  agached	  to	  the	  sapphire	  substrate	  
with	  Au	  paste	  that	  was	  cured	  at	  1073	  K	  before	  the	  die	  was	  
agached.	  
•  Die	  agached	  dried	  at	  423	  K	  for	  25	  minutes	  then	  cured	  at	  
773	  K	  for	  2.5	  hours.	  
Die	  
agach	  
•  Electrical	  Data	  was	  
taken	  to	  1085	  K.	  
•  It	  took	  7	  minutes	  
to	  determine	  the	  
device	  had	  failed	  
and	  turn	  oﬀ	  the	  
oven	  at	  1150K.	  
Break	  in	  Fme	  line	  due	  to	  
packaging	  and	  oven	  setup	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TLM  test  structure
•  Larger	  contacts	  
than	  the	  standard	  
6x6	  µm	  via	  size	  for	  
all	  other	  devices	  
were	  used	  to	  
characterize	  sheet	  
resistance.	  
•  The	  TLM	  structure	  
and	  dimensions	  
are	  shown.	  	  	  
L	  	  	  	  d1	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  d2	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  d3	  	  
δ	  
ZW
δ	  =	  	  	  3	  µm 	  d1	  =	  	  13.5	  µm	  
Z	  	  =	  	  46.5	  µm 	  d2	  =	  	  67.5	  µm	  
W	  =	  52.5	  µm 	  d3	  =	  127.5	  µm	  
L	  	  	  =	  22.5	  µm	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TLM  results
•  Sheet	  resistance	  
derived	  from	  the	  3	  
resistor	  TLM	  
measurements.	  
•  Follows	  approximately	  
T2	  power	  law	  behavior	  
except	  a	  small	  oﬀset	  
during	  the	  21	  hour	  
773K	  “burn	  in.”	  
•  Speciﬁc	  contact	  
resistance	  was	  4x10-­‐4	  
Ωcm2	  throughout	  the	  
test.	  
0	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  200	  	  	  	  	  	  	  	  	  	  	  	  	  400	  	  	  	  	  	  	  	  	  	  	  	  600	  (°C)	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Capacitor
•  On	  chip	  15	  pf	  capacitor	  
with	  an	  area	  of	  0.5mm2.	  
•  Below	  500K	  <	  ~1nA	  
leakage.	  
•  378	  µμA	  leakage	  peak	  
occurred	  at	  686K	  during	  
ramp.	  
•  773K	  “burn	  in”	  resulted	  
in	  more	  than	  5	  orders	  of	  
magnitude	  reducFon	  in	  
leakage	  current.	  
•  Signiﬁcant	  leakage	  
increased	  above	  990K.	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JFET  structure
•  Gate	  length	  of	  6	  µm	  and	  
width	  of	  12	  µm.	  	  	  
•  The	  channel	  was	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  
~	  0.4	  µm	  thick.	  
•  Source,	  drain,	  and	  gate	  
all	  were	  the	  standard	  
~6x6	  µm	  via.	  
•  All	  traces	  were	  in	  	  	  	  	  
metal	  1.	  
•  Device	  is	  buried	  under	  
mulFple	  TEOS	  layers.	   12 µm 




current(IMAX)	  and	  the	  
transconductance	  
(gm)	  matched	  each	  
other	  as	  a	  funcFon	  
of	  temperature.	  
• RDS	  drop	  during	  the	  
773K	  “burn	  in”	  
period.	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JFET  IV  curves
•  60	  Hz	  DigiFzing	  
curve	  tracer.	  
•  At	  1000K	  the	  
JFET	  had	  low	  
looping	  and	  a	  
turn	  oﬀ	  voltage	  
of	  ~	  -­‐5	  V.	  





•  Consistent	  with	  
loss	  of	  back	  side	  
bias	  contact.	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3-­‐Stage  ring  oscillator
•  3-­‐stage	  ring	  oscillator	  was	  comprised	  of	  12	  JFETS	  and	  
30	  resistors.	  	  Includes	  2-­‐stage	  output	  buﬀer.	  
•  The	  output	  amplitude	  was	  114mV	  and	  a	  frequency	  of	  
5.24	  MHz	  at	  room	  temperature.	  
• VSS,	  VDD,	  and	  
ground	  supplied	  
via	  bus	  lines	  




4H-­‐SiC	  JFET	  MulFlayer	  Integrated	  Circuit	  Technologies	  Tested	  Up	  to	  1000	  K	   31 
3-­‐Stage  ring  oscillator  burn  in  
measured  waveforms
• During	  the	  21	  
hour	  773	  K	  “burn	  
in”	  the	  amplitude	  
increased	  from	  





0.71	  MHz	  to	  0.86	  
MHz.	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3-­‐Stage  ring  oscillator
•  The	  “burn	  in”	  
eﬀects	  can	  be	  
seen	  on	  the	  far	  
les.	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3-­‐Stage  ring  oscillator  failure  
waveforms
•  At	  991K	  the	  wave	  
form	  is	  sFll	  nicely	  
shaped,	  but	  small	  
amplitude.	  
•  At	  1037K	  the	  ring	  
oscillator	  fails.	  
•  The	  JFET	  and	  ring	  
oscillator	  failed	  at	  
nearly	  the	  same	  
Fme	  and	  
temperature,	  
believed	  due	  to	  the	  
loss	  of	  the	  back	  side	  
bias	  contact.	  
•  Oven	  was	  turned	  oﬀ	  
at	  1150K	  aser	  7	  
minutes	  of	  addiFon	  
data	  acquisiFon.	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Slide  Master
•  (b)	  is	  reﬂected	  light.	  
•  (c)	  is	  transmiged	  light.	  
•  Au	  trace	  on	  sapphire,	  
backside	  metal	  of	  TaSi2/Pt/
Ir/Pt/Au(~	  2	  µm),	  and	  die	  
agach	  material	  is	  now	  
transparent.	  	  
•  JFET	  is	  transparent	  
JFET  &  ring  osc  (a)  pre  (b  &  c)  post
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Op/cal  and  SEM  of  Die
•  (a)	  front	  (b)	  is	  back	  side	  images	  of	  die	  post	  tesFng.	  
• Box	  shows	  were	  SEM	  (c)	  











Top	  side	  with	  die	  
Back	  side	  
	  with	  die	  
Crater	  where	  die	  
use	  to	  be.	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SEM  sample  turned  180°
• Areas	  that	  look	  like	  
ﬁbers	  are	  Fn	  oxide	  
rich,	  but	  are	  
predominately	  lead	  
oxide.	  
• Au	  wire	  remains	  in	  
lower	  les	  was	  
connected	  to	  the	  
ground	  pad	  of	  the	  ring	  
oscillator.	  
•  This	  Au	  wire	  is	  same	  
wire	  as	  in	  slide	  32	  
which	  was	  not	  
connected	  to	  the	  bond	  
pad	  aser	  tesFng.	  
Crater	  where	  die	  
use	  to	  be.	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SEM  closer  image
• Due	  to	  the	  
conFnued	  heaFng	  
to	  1150K,	  sequence	  
of	  failure	  is	  hard	  to	  
determine.	  	  
• Where	  did	  the	  Pt	  
and	  Au	  (backside	  
metal,	  die	  agach,	  
and	  Au	  trace)	  go?	  
• Does	  the	  lead	  oxide	  
ﬂow	  over	  the	  Au	  
and	  the	  Au	  wire	  
before	  or	  aser	  
1000K?	  	  1150K?	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Summary
•  Pursuing	  circuit	  designs	  to	  higher	  temperatures	  has	  to	  
be	  balanced	  with	  pursuing	  improved	  resistance	  
thermal	  cycling	  and	  durability	  at	  the	  lower	  intended	  
operaFng	  temperature	  of	  773K.	  
•  	  Short-­‐term	  high-­‐temperature	  electrical	  
demonstraFons	  are	  the	  ﬁrst	  steps	  along	  the	  technical	  
path	  to	  development	  of	  mature	  high	  temperature	  ICs.	  	  
1000K	  has	  been	  demonstrated.	  
•  	  Mature	  technology	  must	  include	  a	  robust	  packaging	  
system	  that	  can	  survive	  thermal	  cycling,	  heat	  soaks,	  
vibraFon	  tesFng,	  and	  electrical	  biases,	  all	  in	  oxidizing	  
environments.	  
For	  now	  the	  upper	  short-­‐term	  peak	  temperature	  limits	  
of	  SiC	  JFET	  technology	  remains	  yet	  to	  be	  experimentally	  
ascertained.	  	  It	  is	  greater	  than	  1000K.	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